Enter the base name or location (i.e. "North Carolina" or "Pearl Harbor")
|Army||Air Force||Coast Guard||Navy||Marines|
Job Summary As a member of our CAD team, you will develop, maintain, and enhance a system for regressing our designs. This system enables our design verification engineers to find bugs in our chips so that we can tape-out world-class silicon. Working alongside another engineer, the two of you will be responsible for development and support to our DV and design teams. You will have the opportunity to integrate your ideas and add new features to the system, as well as working with EDA vendors to manage their contributions. Key Qualifications
Typically requires at least 10+ years of experience
Must be fluent in Verilog and SystemVerilog.
Must be very experienced with Synopsys VCS, NC-Verilog, or Modelsim.
Strong scripting abilities in PERL are needed, TCL or Python is a plus.
Good communications skills are required and prior customer support experience is a plus.
Must be conversant in VHDL.
Experience writing or maintaining the script or Makefile that builds the simulation program from RTL is a plus.
Familiarity with Debussy and/or DVE is considered a plus.
Knowledge of C and C++ is a plus. Description In this highly visible role, you will:
Develop, maintain, and enhance an existing system for regressing RTL.
Role involves debugging vendor tool problems.
Interacting with DV team to help solve their problems.
Implement new functionality to solve emerging problems or to optimize already existing methods. Education MS or BS Degree in technical discipline.